.png){kind=icon}
返回
A Booth-Encoded Digital Computing-in-Memory Macro With Configurable Approximate Compressor Tree
.png){kind=icon}
OA
AI
DOI：10.1049/ell2.70434.png)
.png){kind=icon}
.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
The surging demand for large model inference-driven by billions of daily artificial intelligence (AI) interactions-has intensified the need for energy-efficient AI devices. This work presents a configurable Booth-encoded digital computing-in-memory (CIM) macro in 28 nm CMOS, supporting both accurate and approximate INT8 computations to explore a trade-off among accuracy, flexibility, and power, performance, and area (PPA). Its computing array leverages row-shared Booth encoders integrated with dual-bit SRAM storage to generate signed partial products simultaneously across multiple channels to achieve double throughput compared to bit-serial implementations, incurring only 37.5% area overhead. Critically, implementing sign compensation bit pre-processing on these partial products simplifies the subsequent addition, thereby reducing the adder area. The configurable approximate compressor tree reduces power by 23.49% at 500 MHz with an error compensation scheme reducing offset errors in approximate mode. Combined with truncation-aware compensation, the macro achieves 512 GOPS and 35.41 TOPS/W at < 0.28% hardware error without retraining.
Keyword:
Circuits and Systems
CMOS digital integrated circuits
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
0.8
论文数:
304
被引数:
1.2W
机构
暂无机构信息
引用论文
.png){kind=icon}
分享收藏DIMC: 2219TOPS/W 2569F2/b Digital In-Memory Computing Macro in 28nm Based on Approximate Arithmetic HardwareDIMC: 2219TOPS/W 2569F2/b基于近似算术硬件的28nm数字内存计算宏
PREAI
分享收藏 没有更多内容
没有更多内容