.png){kind=icon}
返回
A Code Generator for Energy-Efficient Wavefront Parallelization of Uniform Dependence Computations
.png){kind=icon}
OA
AI
DOI：10.1109/TPDS.2017.2709748.png)
.png){kind=icon}
.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
Energy is now critical in all aspects of computing. We address a class of programs that includes so-called stencil computations. We address energy optimization of such programs. Since optimizing for speed alone already minimizes energy for most components, we seek to further improve the energy consumption by reducing the total number of off-chip memory accesses without sacrificing execution time. Our strategy uses two-level tiling: we first partition the iteration space into passes, each of which is tiled and parallelized. Here, the schedules that map the original program to the multi-pass, parametrically tiled code are specified by polynomials. They are more general than affine multidimensional schedules used by state of the art polyhedral compilers, so generating such codes automatically is an important open problem, and goes beyond the motivation of energy efficiency. We develop a parametric tiled code generator supporting our energy-efficient parallelization strategy. We give a simple linear regression model for energy as a function of performance counters. Our experimental validation on three platforms shows a reduction by about 74 percent (resp. 75 and 67 percent) of the dynamic memory energy consumption on an 8-core Xeon E5-2650 v2 (resp. 6-core Xeon E5-2620 v2 and 6-core Xeon E5-2602 v3). This leads to a reduction in the total energy of the program by 2 to 14 percent.
Keyword:
Energy consumption
automatic parallelization
hierarchical tiling
off-chip memory access
polyhedral model
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
6
论文数:
5.2K
被引数:
1.1W
机构
暂无机构信息
引用论文
The genetic effects of the dopamine D1 receptor gene on chicken egg production and broodiness traits.png)
BMC GeneticsOAAI
BMC GeneticsIF0
OAAI分享收藏
查看更多内容