arrow
返回

A complementary two-dimensional material-based one instruction set computer

delete2025-06-11
delete0
PRE
AI
S
Subir Ghosh *
Y
Yikai Zheng
M
Musaib Rafiq
H
Harikrishnan Ravichandran
Y
Yongwen Sun
C
Chen Chen
M
Mrinmoy Goswami
N
Najam U Sakib
M
Muhtasim Ul Karim Sadaf
A
Andrew Pannone
S
Samriddha Ray
J
Joan M. Redwing
Y
Yang Yang
S
Shubham Sahay
S
Saptarshi Das *
DOI:10.1038/s41586-025-08963-7delete
delete原文链接
delete分享
delete收藏
摘要

摘要

En 中文
Silicon has enabled advancements in semiconductor technology through miniaturization, but scaling challenges necessitate the exploration of new materials1. Two-dimensional (2D) materials, with their atomic thickness and high carrier mobility, offer a promising alternative2–5. Although significant progress has been made in wafer-scale growth6–8, high-performance field-effect transistors9–20 and circuits based on 2D materials21–23, achieving complementary metal–oxide–semiconductor (CMOS) integration remains a challenge. Here, we present a 2D one instruction set computer based on CMOS technology, leveraging the heterogeneous integration of large-area n-type MoS2 and p-type WSe2 field-effect transistors. By scaling the channel length, incorporating a high-κ gate dielectric and optimizing material growth and device postprocessing, we tailored the threshold voltages for both n- and p-type 2D field-effect transistors, achieving high drive currents and reduced subthreshold leakage. This enabled circuit operation below 3 V with an operating frequency of up to 25 kHz, which was constrained by parasitic capacitances, along with ultra-low power consumption in the picowatt range and a switching energy as low as approximately 100 pJ. Finally, we projected the performance of the one instruction set computer and benchmarked it against state-of-the-art silicon technology using an industry-standard SPICE-compatible BSIM-BULK model. This model was calibrated with experimental data that incorporate device-to-device variations. Although further advances are needed, this work marks a significant milestone in the application of 2D materials to microelectronics. A two-dimensional one instruction set computer has been fabricated based on complementary metal–oxide–semiconductor technology by leveraging the heterogeneous integration of large-area n-type MoS2 and p-type WSe2 field-effect transistors.

期刊

Nature 封面图
Nature
IF:
48.5
论文数:
3.2W
被引数:
96.5W

机构

I
indian institute of technology kanpur
学者数:
243
论文数: 117
被引数: 0
J
Jadavpur University
学者数:
285
论文数: 112
被引数: 0
P
pennsylvania state university
学者数:
1.4K
论文数: 616
被引数: 0
学者 查看更多机构
引用论文

引用论文

Rapid Flame Synthesis of Atomically Thin MoO3 down to Monolayer Thickness for Effective Hole Doping of WSe2
err2017-06-01
err143
PREAI
errCai, Lili; McClellan, Connor J.; Koh, Ai Leen; Li, Hong; Yalon, Eilam; Pop, Eric; Zheng, Xiaolin
err分享
err收藏
Integrated Circuits and Logic Operations Based on Single-Layer MoS2基于单层MoS2的集成电路和逻辑运算
err2011-11-10
err1.3K
errOAAI
errRadisavljevic, Branimir; Whitwick, Michael Brian; Kis, Andras
err分享
err收藏
Approaching the quantum limit in two-dimensional semiconductor contacts在二维半导体接触中接近量子极限
errNature
IF48.5
err2023-01-11
err0
PREAI
errWeisheng Li; Xiaoshu Gong; Zhihao Yu; Liang Ma; Wenjie Sun; Si Gao; Çağıl Köroğlu; Wenfeng Wang; Lei Liu; Taotao Li; Hongkai Ning; Dongxu Fan; Yifei Xu; Xuecou Tu; Tao Xu; Litao Sun; Wenhui Wang; Junpeng Lu; Zhenhua Ni; Jia Li; Xidong Duan; Peng Wang; Yuefeng Nie; Hao Qiu; Yi Shi; Eric Pop; Jinlan Wang; Xinran Wang
err分享
err收藏
Low-power-consumption CMOS inverter array based on CVD-grown p-MoTe2 and n-MoS2
err2021-12-01
err0
errOAAI
errWanying Du; Xionghui Jia; Zhixuan Cheng; Wanjing Xu; Yanping Li; Lun Dai
err分享
err收藏
Multi-scale modeling of gas-phase reactions in metal-organic chemical vapor deposition growth of WSe2
err2019-12-01
err0
errOAAI
errYuan Xuan; Abhishek Jain; Suhaib Zafar; Roghayyeh Lotfi; Nadire Nayir; Yuanxi Wang; Tanushree H. Choudhury; Samuel Wright; John Feraca; Leonard Rosenbaum; Joan M. Redwing; Vincent Crespi; Adri C.T. van Duin
err分享
err收藏
ASAP7: A 7-nm finFET predictive process design kit
err2016-07-01
err0
errOAAI
errLawrence T. Clark; Vinay Vashishtha; Lucian Shifren; Aditya Gujja; Saurabh Sinha; Brian Cline; Chandarasekaran Ramamurthy; Greg Yeric
err分享
err收藏
Insulators for 2D nanoelectronics: the gap to bridge用于2D纳米电子学的绝缘体: 桥接的间隙
err2020-07-07
err315
errOAAI
errIllarionov, Yury Yu.; Knobloch, Theresia; Jech, Markus; Lanza, Mario; Akinwande, Deji; Vexler, Mikhail I.; Mueller, Thomas; Lemme, Max C.; Fiori, Gianluca; Schwierz, Frank; Grasser, Tibor
err分享
err收藏
Ultralow contact resistance between semimetal and monolayer semiconductors半金属与单层半导体之间的超低接触电阻
errNature
IF48.5
err2021-05-12
err0
PREAI
errPin-Chun Shen; Cong Su; Yuxuan Lin; Ang-Sheng Chou; Chao-Ching Cheng; Ji-Hoon Park; Ming-Hui Chiu; Ang-Yu Lu; Hao-Ling Tang; Mohammad Mahdi Tavakoli; Gregory Pitner; Xiang Ji; Zhengyang Cai; Nannan Mao; Jiangtao Wang; Vincent Tung; Ju Li; Jeffrey Bokor; Alex Zettl; Chih-I Wu; Tomás Palacios; Lain-Jong Li; Jing Kong
err分享
err收藏
Modern microprocessor built from complementary carbon nanotube transistors
errNature
IF48.5
err2019-08-28
err0
PREAI
errGage Hills; Christian Lau; Andrew Wright; Samuel Fuller; Mindy D. Bishop; Tathagata Srimani; Pritpal Kanhaiya; Rebecca Ho; Aya Amer; Yosi Stein; Denis Murphy; Arvind; Anantha Chandrakasan; Max M. Shulaker
err分享
err收藏
Heterogeneous Integration of Atomically Thin Semiconductors for Non-von Neumann CMOS用于非冯·诺依曼CMOS的原子薄半导体的异质集成
errSMALL
IF12.1
err2022-07-17
err32
errOAAI
errPendurthi, Rahul; Jayachandran, Darsith; Kozhakhmetov, Azimkhan; Trainor, Nicholas; Robinson, Joshua A.; Redwing, Joan M.; Das, Saptarshi
err分享
err收藏
学者 查看更多内容