返回
A Continuous-Flow Memory-Based Architecture for Real-Valued FFT
DOI:10.1109/TCSII.2017.2683642.png)
摘要
En 中文
This brief proposes a continuous-flow memory-based architecture for fast Fourier transform (FFT) computation for real-valued signals. The proposed architecture is based on a modified radix-2 algorithm, which removes redundant operations to reduce resource usage. A new data-flow graph and address mapping scheme are proposed that satisfy the requirement of continuous-flow operation and minimize the memory usage. The proposed processing element takes advantage of pipelined FFT architectures to avoid bank conflicts in each stage. Compared with prior works, the proposed design has the advantage of supporting continuous-flow operation and normal-order output while minimizing the resource usage.
Keyword:
Real-valued fast Fourier transform (RFFT)
memory-based architecture
continuous-flow
normal-order
AI总结
对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
I
IF:
4.9
论文数:
8.8K
被引数:
2.5W
机构
引用论文
FFT Architectures for Real-Valued Signals Based on Radix-23 and Radix-24 Algorithms基于Radix-23和Radix-24算法的实值信号FFT架构
Pipelined Architecture for a Radix-2 Fast Walsh-Hadamard-Fourier Transform Algorithm用于基2快速walsh-hadamard-fourier变换算法的流水线体系结构
A Novel Memory-Based FFT Architecture for Real-Valued Signals Based on a Radix-2 Decimation-In-Frequency Algorithm基于基2频率抽取算法的实值信号的新型基于内存的FFT架构

