.png){kind=icon}
返回
A high-performance framework for a network programmable packet processor using P4 and FPGA
.png){kind=icon}
PRE
AI
DOI：10.1016/j.jnca.2020.102564.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
The emergence of new network technologies and users' ever-increasing demand necessitates the introduction of highly programmable hardware with high flexibility and performance at the network data plane. The switches at the data plane need to be flexible enough to support protocols and test new ideas for increasing the abstraction of network programming. In most studies, Field Programmable Gate Arrays (FPGA) are applied in making switches flexible and reprogrammable; however, applying FPGAs alone does not meet the required flexibility. Next to applying FPGAs, it is necessary to provide an architecture that would allow developers to forego FPGA implementation hardware details and the complexity of hardware description language (HDL). In this paper, a new architecture of a programmable packet processor with high flexibility and programmability at the network data plane is presented, which supports all three operations required in switches: parsing, classification, and processing of packet data. To implement this architecture, the high-level P4 language is applied to allow the description of its register-transfer level (RTL) on the FPGA. In order to increase the processing speed, a pipeline approach within the proposed architecture is designed at the SDN data plane through pre-processing in the parse graph, identifying the traffic flow, and applying the hybrid control flow model in the data processing. The results show that our architecture operates at 320 MHz clock speed, which in comparison with NetFPGA-10G, NetFPGA-SUME, and ML605 peer architectures runs 2, 1.28, and 2.9 times faster in terms of processing speed, attesting to its efficiency. In addition, the evaluation on the Virtex-7 FPGA VC709 platform shows that our architecture consumes approximately 4.3% of lookup tables, 1.9% of flip-flops, and 1.3% of memory blocks, which are less than the hardware resource consumption of peer architectures.
Keyword:
Software-defining network (SDN)
P4
Packet processor
High-level synthesis
FPGA
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
8
论文数:
3.7K
被引数:
1.1W
机构
引用论文
Technology pillars in the architecture of future 5G mobile networks: NFV, MEC and SDN未来5g移动网络架构的技术支柱: NFV、MEC和SDN
OAAI
OAAI分享收藏P4-to-blockchain: A secure blockchain-enabled packet parser for software defined networkingP4-to-blockchain: 一种用于软件定义网络的安全区块链数据包解析器.png)
COMPUTERS & SECURITY
COMPUTERS & SECURITYIF5.4
PREAI
分享收藏分享收藏Software defined wireless sensor networks application opportunities for efficient network management: A survey高效网络管理的软件定义无线传感器网络应用机会: 调查OAAI
OAAI分享收藏分享收藏
查看更多内容