.png){kind=icon}
返回
A Histogram-Based Background Interstage Error Estimation and Implementation Method in Pipelined ADCs
.png){kind=icon}
PRE
AI
DOI：10.1109/TCSII.2017.2754639.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
This brief presents a new method to estimate the interstage gain error and sub-DAC nonlinearity in pipelined ADCs, regardless of the number of bits per stage. The method is based on the effect of error on the ADC output histogram and estimates errors in the background. It means that no special input signal is required and no interruption occurs during the estimation process. The method imposes no limitation on input bandwidth nor on its distribution. The proposed method is robust against noise and memory error of comparators. The estimation process is very fast and its implementation is simple compared to other techniques.
Keyword:
Pipelined ADCs
digital background calibration
histogram
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
I
IF:
4.9
论文数:
8.8K
被引数:
2.5W
机构
引用论文
Synthetic Methods and Reactions; 551. Novel Conversion of Primary Aliphatic and Arylaliphatic Nitro Compounds into Nitriles with Trimethyl(ethyl)amine/ Sulfur Dioxide Complexes or Hexamethylphosphorous Triamide.png)
Synthesis
SynthesisIF0
PREAI
分享收藏Theoretical study of time-resolved luminescence in semiconductors. I. Decay from the steady state
PREAI
分享收藏
Complete 1H and 13C assignment of Lys and Leu sidechains of staphylococcal nuclease using HCCH‐COSY and HCCH‐TOCSY 3D NMR spectroscopyFEBS Letters
FEBS LettersIF0
PREAI
分享收藏Digital background calibration of capacitor-mismatch errors in pipelined ADCs流水线adc中电容器失配误差的数字背景校准
PREAI
分享收藏Digital Background Calibration for Pipelined ADCs Based on Comparator Decision Time Quantization
PREAI
分享收藏
查看更多内容