.png){kind=icon}
返回
A Lightweight and Efficient Encryption/Decryption Coprocessor for RLWE-Based Cryptography
.png){kind=icon}
PRE
AI
DOI：10.1109/TCSII.2024.3451971.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
Lattice-based cryptography has experienced significant advancements in recent years due to its versatility and simplicity. The ring learning with errors (RLWE) problem is widely adopted in lattice-based cryptography. However, the polynomial multiplication is the performance bottleneck of RLWE-based cryptography, which requires further examination. In this brief, a lightweight and efficient encryption/decryption coprocessor for RLWE-based cryptography is proposed. The time complexity of the Schoolbook polynomial multiplication (SPM) is reduced from n(2) to n(2)/8 by enhancing multiplication parallelism. Moreover, an optimized structure for the Compressed cumulative distribution table (CDT) Gaussian sampler is proposed, resulting in 22.2% reduction in storage resource. The proposed SPM structure demonstrates a 2.3x performance speedup and 2.7x hardware efficiency for the encryption core, compared with state-of-the-art SPM accelerators. Additionally, it achieves a 2.4x performance speedup and 3.2x improvements on hardware efficiency for the decryption core.
Keyword:
Schoolbook polynomial multiplication (SPM)
ring learning with errors (RLWE)
saber
FPGA
期刊
I
IF:
4.9
论文数:
8.8K
被引数:
2.5W
机构
引用论文
.png){kind=icon}
An Optimized Hardware Implementation of Modular Multiplication of Binary Ring LWE二进制环LWE模乘的优化硬件实现
PREAI
分享收藏Compact Modeling of a Generic Double-Gate MOSFET With Gate–S/D Underlap for Subthreshold Operation
PREAI
分享收藏
查看更多内容