.png){kind=icon}
返回
A Method to Reduce PDN Impedance Based on Multicapacitor Loop Coupling
.png){kind=icon}
PRE
AI
DOI：10.1109/TPEL.2024.3370596.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
As the target impedance of the power delivery network decreases, the demand for output decoupling capacitors proportionally increases. Parasitic inductance of the vias connecting the output capacitors to the motherboard has a more serious impact on the impedance design of power deliver network. To solve this problem, this letter proposes a novel layout method to reduce the value of parasitic inductance associated with the vias. The proposed method utilizes the coupling effect between the vias to reduce the equivalent inductance. Therefore, the proposed method is not only simple and easy to implement, but also saves space and cost by reducing the number of decoupling capacitors. Two 200-W experimental prototypes were fabricated to compare the conventional solution with the proposed reverse coupling method. The decoupling capacitance of the prototype using the reverse-coupled structure is 25.6% lower than the prototype using conventional forward-coupled method.
Keyword:
Capacitors
Inductance
Layout
Impedance
Couplings
Capacitance
Voltage
Dynamic
output impedance
parasitic inductance
power deliver network (PDN)
期刊
IF:
6.5
论文数:
1.7W
被引数:
8.3W
机构
引用论文
.png){kind=icon}
High-Step-Down DC-DC Converter With Continuous Output Current Using Coupled-Inductors使用耦合电感器的具有连续输出电流的高降压dc-dc转换器
PREAI
分享收藏
没有更多内容
没有更多内容