.png){kind=icon}
返回
A mixed-mode polynomial cellular array processor hardware realization
.png){kind=icon}
PRE
AI
DOI：10.1109/TCSI.2003.822550.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
A mixed-mode cellular array processor is presented in which the processing units (PUs) are coupled with programmable polynomial (linear, quadratic, and cubic) first neighborhood feedback terms. It combines analog and digital processing so that the couplings and the polynomial terms are implemented with analog blocks whereas the integrator is digital, and analog-to-digital and digital-to-analog converters are used to interface between them. A 10-mm(2), 1.027 million transistor cellular array processor with 2 x 72 PUs and 36 layers of memory in each was manufactured using a 0.25-mum digital CMOS process. The array processor can perform gray scale Henn's integration of spatial convolutions with linear, quadratic, and cubic activation functions for a 72 x 72 data while keeping all input-output operations during processing local. One complete Henn's iteration round takes 166.4 mus and the power consumption during processing is 192 mW. Experimental results of statistical variations in the multipliers and polynomial circuits are shown.
Keyword:
cellular array processor
mixed analog-digital integrated circuits
polynomial cellular nonlinear network (CNN)
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
5.2
论文数:
9.8K
被引数:
2.2W
机构
暂无机构信息
引用论文
.png){kind=icon}
分享收藏
查看更多内容