.png){kind=icon}
返回
A NAND flash management algorithm with limited on-chip buffer resource
.png){kind=icon}
PRE
AI
DOI：10.1016/j.compeleceng.2015.03.027.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
Wear-leveling algorithm is one of the key technologies in optimizing the endurance as well as the performance for a NAND flash memory-based system. An efficient wear-leveling algorithm, based on the combination method of the block-mapping table and page-mapping table with only very limited on-chip buffer resource, is proposed in this paper. This algorithm has excellent power-cycle reliability, and is flexible for those embedded digital storage applications in which the on-chip buffer resource for mapping table and data buffer is limited. For those applications, any additional memory chip applied as large mapping table or payload data buffer space is not accepted, considering the form-factor size or material cost. A real silicon chip, as a NAND flash controller without auxiliary buffer, was realized to apply this algorithm. Its efficiency and performance have been silicon-proven. (C) 2015 Elsevier Ltd. All rights reserved.
Keyword:
Flash memory
Wear-leveling
Solid-State Drive (SSD)
Controller
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
C
IF:
4.9
论文数:
6.7K
被引数:
1.3W
机构
引用论文
.png){kind=icon}
分享收藏分享收藏GERMINAL CENTER AND NON- GERMINAL CENTER B CELL RESPONSE TO FACTOR VIII IN HEMOPHILIA A PATIENTS血友病A患者中，生发中心与非生发中心B细胞对因子Ⅷ的应答
PREAI
分享收藏An Efficient Garbage Collection for Flash Memory-Based Virtual Memory Systems基于闪存的虚拟内存系统的高效垃圾收集
PREAI
分享收藏
查看更多内容