arrow
返回

A new RISC processor architecture for MPEG-2 decoding

delete2002-02-01
delete3
PRE
AI
K
Keita Yamada
M
Motohiro Kojima
T
Toshihisa Shimizu
F
Fumiaki Sato
T
Tadanori Mizuno
DOI:10.1109/TCE.2002.1010104delete
delete原文链接
delete原文求助
delete分享
delete收藏
摘要

摘要

En 中文
Most of the processors for MPEG-2 decoding adopt four-way or more complex architecture to decrease the calculation cycles, but on the other hand the processors for system control need more simple architecture. The architecture of an SOC processor must satisfy both requirements, therefore a two-way RISC processor architecture using a four-multiply-add operation is proposed. Next, a simple IDCT algorithm to decrease the calculation cycles using the four-multiply-add operation is investigated. Also, the data transfer for IDCT is discussed and it is found to be possible to carry out the transfer process in parallel with the calculation. As a result of the evaluation for the total calculation cycle, it is concluded that the two-way RISC processor with a 250MHz clock can be applied to an SOC for MPEG-2 decoding. In other words, it is suitable for SOCs for DTV and DVD.
Keyword:
32-BIT MCU
SYSTEM
JPEG

期刊

IEEE Transactions on Consumer Electronics 封面图
IEEE Transactions on Consumer Electronics
IF:
10.9
论文数:
5.1K
被引数:
6.8K

机构

暂无机构信息
引用论文

引用论文

err分享
err收藏
没有更多内容