返回
A new RISC processor architecture for MPEG-2 decoding
DOI:10.1109/TCE.2002.1010104.png)
摘要
En 中文
Most of the processors for MPEG-2 decoding adopt four-way or more complex architecture to decrease the calculation cycles, but on the other hand the processors for system control need more simple architecture. The architecture of an SOC processor must satisfy both requirements, therefore a two-way RISC processor architecture using a four-multiply-add operation is proposed. Next, a simple IDCT algorithm to decrease the calculation cycles using the four-multiply-add operation is investigated. Also, the data transfer for IDCT is discussed and it is found to be possible to carry out the transfer process in parallel with the calculation. As a result of the evaluation for the total calculation cycle, it is concluded that the two-way RISC processor with a 250MHz clock can be applied to an SOC for MPEG-2 decoding. In other words, it is suitable for SOCs for DTV and DVD.
Keyword:
32-BIT MCU
SYSTEM
JPEG
期刊
IF:
10.9
论文数:
5.1K
被引数:
6.8K
机构
暂无机构信息
引用论文
Association of methylenetetrahydrofolate reductase C677T-A1298C polymorphisms with risk for esophageal adenocarcinoma, Barrett's esophagus, and reflux esophagitis甲烯四氢叶酸还原酶C677T-A1298C多态性与食管腺癌、巴雷特食管和反流性食管炎风险的关系
Diffuse Mesenteric Extramedullary Hematopoiesis with Ascites: Sonography, CT, and MRI Findings弥漫性肠系膜骨髓外造血伴腹水:超声、CT和MRI表现
没有更多内容

