返回
A Novel Architecture for Elementary-Check-Node Processing in Nonbinary LDPC Decoders
DOI:10.1109/TCSII.2016.2551550.png)
摘要
En 中文
This brief presents an efficient architecture design for elementary-check-node processing in nonbinary low-density parity-check decoders based on the extended min-sum algorithm. This architecture relies on a simplified version of the bubble check algorithm and is implemented by the means of first-in-first-out. The adoption of this new design at the check node level results in a high-rate low-cost full-pipelined processor. A proof-of-concept implementation of this processor shows that the proposed architecture halves the occupied the field-programmable gate array (FPGA) surface and doubles the maximum frequency without modifying the input/output behavior of the previous one.
Keyword:
Channel coding
communication systems decoding
Field Programmable Gate Array
AI总结
对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
I
IF:
4.9
论文数:
8.8K
被引数:
2.5W
机构
引用论文
Reduced complexity iterative decoding of low-density parity check codes based on belief propagation基于置信传播的低密度奇偶校验码迭代译码复杂度降低
Lipid Nanoparticles for In Vivo Lung Delivery of CRISPR-Cas9 Ribonucleoproteins Allow Gene Editing of Clinical Targets脂质纳米颗粒用于体内肺递送CRISPR-Cas9核糖核蛋白,可实现临床靶点的基因编辑
ACS NANO
IF16
Multifunctional Ruthenium Dye Assists PTAA-Based Inverted Perovskite Solar Cells多功能钌染料辅助PTAA基反式钙钛矿太阳能电池

