.png){kind=icon}
返回
A parallel memory architecture for video coding
.png){kind=icon}
PRE
AI
DOI：10.1631/jzus.A0820052.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
To efficiently exploit the performance of single instruction multiple data (SIMD) architectures for video coding, a parallel memory architecture with power-of-two memory modules is proposed. It employs two novel skewing schemes to provide conflict-free access to adjacent elements (8-bit and 16-bit data types) or with power-of-two intervals in both horizontal and vertical directions, which were not possible in previous parallel memory architectures. Area consumptions and delay estimations are given respectively with 4, 8 and 16 memory modules. Under a 0.18-mu m CMOS technology, the synthesis results show that the proposed system can achieve 230 MHz clock frequency with 16 memory modules at the cost of 19k gates when read and write latencies are 3 and 2 clock cycles, respectively. We implement the proposed parallel memory architecture on a video signal processor (VSP). The results show that VSP enhanced with the proposed architecture achieves 1.28x speedups for H.264 real-time decoding.
Keyword:
Single instruction multiple data (SIMD)
Video coding
Parallel memory
Skewing scheme
TN47
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
4.9
论文数:
2.1K
被引数:
4.6K
机构
引用论文
The synthesis of p-substituted d,l-phenylglycines by the amidoalkylation of benzylchloride and N-benzylbenzamide.png)
Tetrahedron
TetrahedronIF0
PREAI
分享收藏The association of obesity with health insurance coverage and demographic characteristics: a statewide cross-sectional studyMedicine
OAAI
MedicineIF0
OAAI分享收藏分享收藏分享收藏
查看更多内容