arrow
Return

A Probabilistic Parallel Bit-Flipping Decoder for Low-Density Parity-Check Codes

delete2019-01-01
delete10
delete
OA
AI
K
Khoa Le *
F
Fakhreddine Ghaffari
L
Lounis Kessal
D
David Declercq
E
Emmanuel Boutillon
C
Chris Winstead
B
Bane Vasić
DOI:10.1109/TCSI.2018.2849679delete
deleteOriginal
deleteShare
deleteSave
View PDF
Abstract

Abstract

En 中文
This paper presents a new bit flipping (BF) decoder, called the probabilistic parallel BF (PPBF) for low-density parity-check codes on the binary symmetric channel. In the PPBF, the flipping operation is performed in a probabilistic manner which is shown to significantly improve the error correction performance. The advantage of the PPBF also comes from the fact that no global computation is required during the decoding process and that all the computations can be executed in the local computing units and in parallel. The PPBF provides a considerable improvement of the operating frequency and complexity, compared to other known BF decoders, while obtaining a significant gain in error correction. An improved version of the PPBF, called non-syndrome PPBF is also introduced, in which the global syndrome check is moved out of the critical path and a new terminating mechanism is proposed. In order to show the superiority of the new decoders in terms of hardware efficiency and decoding throughput, the corresponding hardware architectures are presented in Section II. The application-specific integrated circuit synthesis results confirm that the operating frequency of the proposed decoders is significantly improved, compared to that of the BF decoders in the literature while requiring lower complexity to be efficiently implemented.
Keywords:
Low-density parity-check codes
iterative decoding
probabilistic bit flipping decoding
high decoding throughput
low-complexity implementation
AI Summary

AI Summary

Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.

Journal

IEEE Transactions on Circuits and Systems I-Regular Papers cover
IEEE Transactions on Circuits and Systems I-Regular Papers
IF:
5.2
Papers:
9.7K
Citations:
2.2W

Organization

U
universite de bretagne occidentale
Scholars:
7.2K
Papers: 5.0K
Citations: 6
C
centre national de la recherche scientifique (cnrs)
Scholars:
24.5W
Papers: 18.2W
Citations: 279
U
Utah System of Higher Education
Scholars:
4.6W
Papers: 4.0W
Citations: 161
C
CY Cergy Paris Universite
Scholars:
1.6K
Papers: 1.4K
Citations: 7
researcher View more organizations