arrow
返回

A Resource-Efficient Inference Accelerator for Binary Convolutional Neural Networks

delete2021-01-01
delete19
PRE
AI
T
Tae‐Hwan Kim *
J
Jihoon Shin
DOI:10.1109/TCSII.2020.3010336delete
delete原文链接
delete原文求助
delete分享
delete收藏
摘要

摘要

En 中文
This brief presents a novel architecture to implement a resource-efficient inference accelerator for binary convolutional neural networks (BCNN). The proposed architecture consistently processes each constituent block of a network in an output-oriented manner. It skips the redundant operations that are involved with the elements within a pooling window after the pooling result is determined as well as the operations with respect to the padded zeros. A BCNN inference accelerator has been implemented based on the proposed architecture using an FPGA. The resource efficiency is as high as 41.45M-OP/s/LUT in the CIFAR-10 classification task. The functionality of the proposed accelerator has been verified by implementing a fully-integrated BCNN inference system including an MCU.
Keyword:
Task analysis
Computer architecture
Convolution
Tensile stress
Field programmable gate arrays
Software
Binarized convolutional neural networks
inference accelerator
FPGA
resource efficiency
AI总结

AI总结

对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。

期刊

I
IEEE Transactions on Circuits and Systems and Express Briefs
IF:
4.9
论文数:
8.8K
被引数:
2.5W

机构

K
Korea Aerospace University
学者数:
1.1K
论文数: 1.1K
被引数: 513
引用论文

引用论文

err
IF0
err
err0
PREAI
err
err分享
err收藏
err2009-02-01
err0
PREAI
err
err分享
err收藏
Graphene FETs with high and low mobilities have universal temperature-dependent properties
err2023-01-06
err0
errOAAI
errJonathan H Gosling; Sergey V Morozov; Evgenii E Vdovin; Mark T Greenaway; Yurii N Khanin; Zakhar Kudrynskyi; Amalia Patanè; Laurence Eaves; Lyudmila Turyanska; T Mark Fromhold; Oleg Makarovsky
err分享
err收藏
err分享
err收藏
err
IF0
err
err0
errOAAI
err
err分享
err收藏
没有更多内容