返回
A Resource-Efficient Inference Accelerator for Binary Convolutional Neural Networks
DOI:10.1109/TCSII.2020.3010336.png)
摘要
En 中文
This brief presents a novel architecture to implement a resource-efficient inference accelerator for binary convolutional neural networks (BCNN). The proposed architecture consistently processes each constituent block of a network in an output-oriented manner. It skips the redundant operations that are involved with the elements within a pooling window after the pooling result is determined as well as the operations with respect to the padded zeros. A BCNN inference accelerator has been implemented based on the proposed architecture using an FPGA. The resource efficiency is as high as 41.45M-OP/s/LUT in the CIFAR-10 classification task. The functionality of the proposed accelerator has been verified by implementing a fully-integrated BCNN inference system including an MCU.
Keyword:
Task analysis
Computer architecture
Convolution
Tensile stress
Field programmable gate arrays
Software
Binarized convolutional neural networks
inference accelerator
FPGA
resource efficiency
AI总结
对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
I
IF:
4.9
论文数:
8.8K
被引数:
2.5W
机构
引用论文
IF0
Atmospheric chemistry of CF3(CX2)2CH2OH: rate coefficients and temperature dependence of reactions with chlorine atoms and the subsequent pathways of alkyl and alkoxy radicals (X = H, F)
RSC Advances
IF0
没有更多内容

