arrow
返回

A simulation modelling methodology for evaluating flat-shunted yard operations

delete2009-07-01
delete39
PRE
AI
M
Marin Marinov *
J
José M. Viegas
DOI:10.1016/j.simpat.2009.04.001delete
delete原文链接
delete原文求助
delete分享
delete收藏
摘要

摘要

En 中文
Provided, in this paper, is a simulation modelling methodology for analysing and evaluating flat-shunted yard operations. Created and implemented is a yard simulation model using a computer package for event-based simulation, SIMUL'8. The main idea behind the simulation modelling approach is to simulate the flat-shunted yard operations dividing the yard into segments so that the behaviour of each segment can be described and analyzed separately. The simulation model takes the shape of queuing network. The components of the queuing network are interconnected queuing systems that interact and influence one another, so that the global impact of freight train operations is captured. The queuing systems replicate the preliminary specified segments that consist of a set of work centres (i.e., servers) and/or storage areas (i.e., capacity limitations). This modelling approach allows us to study the processing capabilities of the yards. In the shape of Case Study, we demonstrate how the proposed approach is implemented in terms of real world case. (C) 2009 Elsevier B.V. All rights reserved.
Keyword:
Yards
Rail freight transportation
Event-based simulation
AI总结

AI总结

对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。

期刊

Simulation Modelling Practice and Theory 封面图
Simulation Modelling Practice and Theory
IF:
4.6
论文数:
2.6K
被引数:
4.8K

机构

U
universidade de lisboa
学者数:
3.4W
论文数: 3.1W
被引数: 29
引用论文

引用论文

Postoperative cognitive dysfunction and microglial activation in associated brain regions in old rats
err2015-02-01
err0
errOAAI
errIris B. Hovens; Barbara L. van Leeuwen; Csaba Nyakas; Erik Heineman; Eddy A. van der Zee; Regien G. Schoemaker
err分享
err收藏
err分享
err收藏
A 100Mbps, 0.41mW, DC-960MHz band impulse UWB transceiver in 90nm CMOS一款100Mbps、0.41mW、DC-960MHz频段脉冲UWB收发器,采用90nm CMOS工艺
err2008-06-01
err0
PREAI
errLechang Liu; Yoshio Miyamoto; Zhiwei Zhou; Kosuke Sakaida; Ryu Jisun; Koichi Ishida; Makoto Takamiya; Takayasu Sakurai
err分享
err收藏
err
IF0
err
err0
PREAI
err
err分享
err收藏
没有更多内容