.png){kind=icon}
返回
A single-chip HDTV video decoder design
.png){kind=icon}
PRE
AI
DOI：10.1109/30.713159.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
Development has been completed for a single-chip MPEG2 Main Profile @ High-Level Video Decoder that decodes and displays all 18 ATSC digital video formats, including HDTV. Additionally, it can downconvert HDTV inputs to SDTV resolution and incorporates programmable filters for display output reformatting. By using Rambus DRAM technology, adequate memory performance was achieved for a single-chip implementation. Applications include digital TV receivers, set-top boxes and computers.
