.png){kind=icon}
返回
A VLSI array architecture for Hough transform
.png){kind=icon}
OA
AI
DOI：10.1016/S0031-3203(00)00080-7.png)
.png){kind=icon}
.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
In this article, an asynchronous array architecture for straight line Hough transform (HT) is proposed using a scaling-free modified Co-Ordinate Rotation Digital Computer (CORDIC) unit as a basic processing element (PE). It exhibits Foul-fold angle parallelism by dividing the Hough space into four subspaces to reduce the computation burden to 25% of the conventional requirements. A distributed accumulator arrangement scheme is adopted to ensure conflict free voting operation. The architecture is then extended to compute circular and elliptic HT given their centers and orientations. Compared to some other existing architectures, this one exhibits higher computation speed. (C) 2001 Pattern Recognition Society. Published by Elsevier Science Ltd. All rights reserved.
Keyword:
Hough transform
CORDIC
low power
image processing
multiplierless array architecture
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
7.6
论文数:
1.3W
被引数:
4.5W
机构
暂无机构信息
引用论文
.png){kind=icon}
没有更多内容
没有更多内容