.png){kind=icon}
返回
Accurately modeling superscalar processor performance with reduced trace
.png){kind=icon}
PRE
AI
DOI：10.1016/j.jpdc.2012.12.002.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
Trace-driven simulation of out-of-order superscalar processors is far from straightforward. The dynamic nature of out-of-order superscalar processors combined with the static nature of traces can lead to large inaccuracies in the results when the traces contain only a subset of executed instructions for trace reduction. In this paper, we describe and comprehensively evaluate the pairwise dependent cache miss model (PDCM), a framework for fast and accurate trace-driven simulation of out-of-order superscalar processors. The model determines how to treat a cache miss with respect to other cache misses recorded in the trace by dynamically reconstructing the reorder buffer state during simulation and honoring the dependencies between the trace items. Our experimental results demonstrate that a PDCM-based simulator produces highly accurate simulation results (less than 3% error) with fast simulation speeds (62.5x on average) compared with an execution-driven simulator. Moreover, we observed that the proposed simulation method is capable of preserving a processor's dynamic off-core memory access behavior and accurately predicting the relative performance change when a processor's low-level memory hierarchy parameters are changed. (C) 2012 Elsevier Inc. All rights reserved.
Keyword:
Simulation methodology
Trace-driven simulation
Out-of-order superscalar processor
期刊
IF:
4
论文数:
3.8K
被引数:
4.8K
机构
引用论文
TMS Seeded Diffusion Tensor Imaging Tractography Predicts Permanent Neurological Deficits.png)
Cancers
OAAI
CancersIF0
OAAI分享收藏Higher order pulse modulators for time domain chipless RFID tags with increased information density
PREAI
分享收藏
查看更多内容