.png){kind=icon}
.png){kind=icon}
Return
Adaptive High-Speed Radar Signal Processing Architecture for 3-D Localization of Multiple Targets on System on Chip
.png){kind=icon}
PRE
AI
A
J
S
S
A
DOI：10.1109/tcsi.2026.3694910.png)
.png){kind=icon}
Original request for help.png){kind=icon}
Share.png){kind=icon}
Save
Abstract
En 中文
Integrated Sensing and Communication (ISAC) is a key enabler of high-speed, ultra-low-latency vehicular communication in 6G. ISAC leverages radar signal processing (RSP) to localize multiple unknown targets amid static clutter by jointly estimating range, azimuth, and Doppler velocity (3D), thereby enabling highly directional beamforming toward intended mobile users. However, the speed and accuracy of RSP significantly impact communication throughput. This work proposes a novel 3D reconfigurable RSP accelerator, implemented on a Zynq Multi-processor System-on-Chip (MPSoC) using a hardware–software co-design approach and fixed-point optimization. We propose two RSP frameworks: (1) high-accuracy and high-complexity, and (2) low-complexity and low-accuracy, along with their respective architectures. Then, we develop an adaptive architecture that dynamically switches between these two frameworks based on the signal-to-clutter-plus-noise ratio. This adaptive reconfiguration achieves up to <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$5.6\times $ </tex-math></inline-formula> faster RSP compared to state-of-the-art designs. At the system level, the proposed RSP-based ISAC delivers a 24% improvement in communication throughput without increasing hardware complexity.
Keywords:
Integrated sensing and communication
radar signal processing
system-on-chip
reconfigurability
Journal
IF:
5.2
Papers:
9.7K
Citations:
2.2W
Organization
Cited Papers