返回
Algorithm Level Error Detection in Low Voltage Systolic Array
DOI:10.1109/TCSII.2021.3094923.png)
摘要
En 中文
In this brief an approach is proposed to achieve energy savings from reduced voltage operation. The solution detects timing-errors by integrating Algorithm Based Fault Tolerance (ABFT) into a digital architecture. The approach has been studied with a systolic array matrix multiplier operating at reduced voltages, detecting errors on-the-fly to avoid energy demanding memory round-trips. The analysis of the solution has been done using analog-digital co-simulation to extract the transient behavior under different voltages and clock frequencies. HSPICE simulations using 90nm CMOS transistor models, and experiments by reducing operation voltage of an FPGA device were carried out. HSPICE simulations, showed possibility of 10x increase in energy-efficiency by approaching near-threshold region.
Keyword:
Energy efficiency
low power
matrix multiplier
FPGA
accelerator
near threshold
期刊
I
IF:
4.9
论文数:
8.8K
被引数:
2.5W
机构
引用论文
A Sub-μW Reversed-Body-Bias 8-bit Processor on 65-nm Silicon-on-Thin-Box (SOTB) for IoT Applications
Stereocomplex crystallization of equimolar Poly(L-lactic acid)/Poly(D-lactic acid) blends from melt with lowered chain entanglements等摩尔的左旋聚乳酸/右旋聚乳酸熔体共混物的低链缠结立体复合结晶
Polymer
IF0
Injection of ROS-Responsive Hydrogel Loaded with IL-1(3-targeted nanobody for ameliorating myocardial infarction注射负载靶向IL-1β纳米抗体的ROS响应性水凝胶以改善心肌梗死
BIOACTIVE MATERIALS
IF20.3

