arrow
返回

An Aging-Aware GPU Register File Design Based on Data Redundancy

delete2019-01-01
delete6
delete
OA
AI
A
Alejandro Valero *
F
Francisco Candel
D
Darío Suárez Gracia
S
Salvador Petit
J
Julio Sahuquillo
DOI:10.1109/TC.2018.2849376delete
delete原文链接
delete原文求助
delete分享
delete收藏
摘要

摘要

En 中文
Nowadays, GPUs sit at the forefront of high-performance computing thanks to their massive computational capabilities. Internally, thousands of functional units, architected to be fed by large register files, fuel such a performance. At deep nanometer technologies, the SRAM memory cells that implement GPU register files are very sensitive to the Negative Bias Temperature Instability (NBTI) effect. NBTI ages cell transistors by degrading their threshold voltage Vth over the lifetime of the GPU. This degradation, which manifests when a cell keeps the same logic value for a relatively long period of time, compromises the cell read stability and increases the transistor switching delay, which can lead to wrong read values and eventually exceed the processor cycle time, respectively, so resulting in faulty operation. Thiswork proposes architectural mechanisms leveraging the redundancy of the data stored in GPU register files to attack NBTI aging. The proposed mechanisms are based on data compression, power gating, and register address rotation techniques. All these mechanismsworking together balance the distribution of logic values stored in the cells along the execution time, reducing both the overall Vth degradation and the increase in the transistor switching delays. Experimental results show that a conventional GPU register file suffers the worst case for NBTI, since a significant fraction of the cells maintain the same logic value during the entire application execution (i.e., a 100 percent '0' and '1' duty cycle distributions). On average, the proposal reduces these distributions by 58 and 68 percent, respectively, which translates into Vth degradation savings by 54 and 62 percent, respectively.
Keyword:
Data compression
duty cycle
GPU architectures
NBTI
register files
threshold voltage degradation

期刊

IEEE Transactions on Computers 封面图
IEEE Transactions on Computers
IF:
3.8
论文数:
5.4K
被引数:
9.8K

机构

U
Universitat Politecnica de Valencia
学者数:
1.5W
论文数: 1.4W
被引数: 18
U
University of Zaragoza
学者数:
1.5W
论文数: 1.2W
被引数: 14
引用论文

引用论文

Invited Review Article: Pump-probe microscopy
err2016-03-14
err0
errOAAI
errMartin C. Fischer; Jesse W. Wilson; Francisco E. Robles; Warren S. Warren
err分享
err收藏
err分享
err收藏
Suppression of sleep-related prolactin secretion and enhancement of sleep-related growth hormone secretion.
err1975-09-01
err0
errOAAI
errW B Mendelson; L S Jacobs; J D Reichman; E Othmer; P E Cryer; B Trivedi; W H Daughaday
err分享
err收藏
err分享
err收藏
An Increase in HSF1 Expression Directs Human Mammary Epithelial Cells toward a Mesenchymal Phenotype
err2023-10-12
err0
errOAAI
errNatalia Vydra; Agnieszka Toma-Jonik; Patryk Janus; Katarzyna Mrowiec; Tomasz Stokowy; Magdalena Głowala-Kosińska; Damian Robert Sojka; Magdalena Olbryt; Wiesława Widłak
err分享
err收藏
Comparison of shielding effects of over-glasses-type and regular eyewear in terms of occupational eye dose reduction
err2024-05-17
err0
PREAI
errRyota Shindo; Saya Ohno; Keisuke Yamamoto; Satoe Konta; Yohei Inaba; Masatoshi Suzuki; Masayuki Zuguchi; Koichi Chida
err分享
err收藏
学者 查看更多内容