.png){kind=icon}
返回
An Average-Performance-Oriented Subthreshold Processor Self-Timed by Memory Read Completion
.png){kind=icon}
PRE
AI
DOI：10.1109/TCSII.2011.2149110.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
A self-timed subthreshold processor was developed in 65-nm complimentary metal-oxide-semiconductor process. This four-stage reduced instruction set computer processor synchronously operates with the memory read completion signal produced in 8.5-kb instruction and 2-kb data memories of subthreshold 10T static random-access memory. Measurement results show that the processor correctly functions from 0.56 to 0.36 V with a self-timed clock and achieves minimum energy per cycle of 3.47 pJ/cycle at 0.46-V supply voltage with 1.76-MHz average frequency. Compared with conventional synchronous operation with guardbanding, the proposed self-timed operation reduces the execution time of SHA-1 by 82% at 0.4-V supply voltage and saves energy by 40% to attain 1-MHz operation.
Keyword:
Low power VLSI
self-timed processor
subthreshold circuit
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
I
IF:
4.9
论文数:
8.8K
被引数:
2.5W
机构
引用论文
Effect of Soy Protein Supplementation on Serum Lipoproteins, Blood Pressure, and Menopausal Symptoms in Perimenopausal Women.png)
Menopause
MenopauseIF0
PREAI
分享收藏
Preparation and Properties of Dual Cross-Linking Acrylic Pressure-Sensitive Adhesives for Flexible Displays双交联丙烯酸压敏胶的制备与性能研究（用于柔性显示）
PREAI
分享收藏Active and remitted schizophrenia: psychopathological and regional cerebral blood flow findings
PREAI
分享收藏 没有更多内容
没有更多内容