arrow
返回

An effective two-pattern test generator for Arithmetic BIST

delete2013-02-01
delete2
PRE
AI
I
Ioannis Voyiatzis *
C
C. Efstathiou
H
Hera Antonopoulou
A
A. Milidonis
DOI:10.1016/j.compeleceng.2012.10.006delete
delete原文链接
delete原文求助
delete分享
delete收藏
摘要

摘要

En 中文
Built-In Self Test (BIST) techniques perform test pattern generation and response verification operations on-chip. In Arithmetic BIST, modules that commonly exist in datapaths (accumulators, counters, etc.) are utilized to perform the above-mentioned operations. In order to detect faults that occur into current CMOS circuits, two-pattern tests are required. Furthermore, delay testing, commonly used to assure correct temporal circuit operation at clock speed requires two-pattern tests. In this paper a novel two-pattern test generator for Arithmetic BIST is presented. Its hardware implementation compares favorably to the techniques that have been presented in the literature. Application of the proposed scheme for the two-pattern testing of ROM modules revealed that the testing of small-to-medium size ROMs is completed within reasonable time and with negligible hardware overhead. (C) 2012 Elsevier Ltd. All rights reserved.
Keyword:
ACCUMULATORS

期刊

C
Computers and Electrical Engineering
IF:
4.9
论文数:
6.7K
被引数:
1.3W

机构

U
University of West Attica
学者数:
2.3K
论文数: 1.8K
被引数: 1.2K
引用论文

引用论文

HEALTH LITERACY IN PEDIATRIC THROMBOSIS PATIENTS AND PARENTS/CAREGIVERS儿科血栓患者及其父母/护理者的健康素养
err2024-12-01
err0
PREAI
errMancini, Athena; Bastas, Denise; Mukaj, Sindi; Wong, Gina; Brandao, Leonardo R.; Vincelli, Jennifer; Rollan, Diandra; Avila, M. Laura
err分享
err收藏
A scheme of test data compression based on coding of even bits marking and selective output inversion
err2010-09-01
err10
PREAI
errZhan, Wenfa; Liang, Huaguo; Jiang, Cuiyun; Huang, Zhengfeng; El-Maleh, Aiman
err分享
err收藏
err分享
err收藏
学者 查看更多内容