返回
An efficient crossover architecture for hardware parallel implementation of genetic algorithm
DOI:10.1016/j.neucom.2013.08.035.png)
摘要
En 中文
In this article a new architecture for hardware implementation of genetic algorithm in reconfigurable embedded systems is presented. The main idea is based on the efficient use of a genetic algorithm's crossover operator to enhance the speed of algorithm to reach an optimal solution. In this article a new crossover called DSO and also two new architectures for implementation of crossover operators are introduced to provide suitable solutions for solving the problems related to fitness function of the genetic algorithm. At first, some optimum operators are selected and then utilized in a new parallel architecture to increase the speed and accuracy of algorithm convergence. Finally, based on reusability of existing resources, the main idea of the article is introduced to improve the performance of the algorithm and finding the optimal solution. The properties of FPGAs such as flexibility and parallelism help this purpose. Crown Copyright (C) 2013 Published by Elsevier B.V. All rights reserved.
Keyword:
Genetic algorithm
FPGA
Crossover operator
期刊
IF:
6.5
论文数:
2.5W
被引数:
6.5W
机构
引用论文
An improved genetic algorithm with co-evolutionary strategy for global path planning of multiple mobile robots
NEUROCOMPUTING
IF6.5
Nanofiber Membranes Comprising M n+1AX n Phases as the Basis of Durable Photothermal Evaporators in Extreme Environments由M<0xE2><0x82><0x9B>+1AX<0xE2><0x82><0x9B>相组成的纳米纤维膜作为极端环境中耐用的光热蒸发器的基础
ACS NANO
IF16
Optimal Sizing of Hybrid Microgrid in a Remote Island Considering Advanced Direct Load Control for Demand Response and Low Carbon Emission
Energies
IF0


