.png){kind=icon}
返回
An efficient locally pipelined FFT processor
.png){kind=icon}
PRE
AI
DOI：10.1109/TCSII.2006.875306.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
The fast Fourier transform (FFT) is a very important algorithm in digital signal processing. The locally pipelined (LPPL) architecture is an efficient structure for FFT processor designing in a real-time embedded system. Two basic building blocks, to the LPPL FFT processor, the butterfly in pipeline, and address generating, are discussed in this brief. Based on the deep feedback to butterfly-2, a novel approach for pipelined architecture, the radix-2 single-path deep delay feedback architecture is proposed. For length-N discrete Fourier transform computation, the dominant hardware requirements are minimal for complex multipliers log(4) N - 1 and adders log(4) N. As an integral need of the LPPL FFT processor design, address generating and coefficient store-load structures are also presented.
Keyword:
address generating
butterfly
fast Fourier transform (FFT)
locally pipelined architecture (LPPF)
radix-2 single deep delay feedback (R2SD(2)F)
期刊
I
IF:
4.9
论文数:
8.8K
被引数:
2.5W
机构
暂无机构信息
引用论文
.png){kind=icon}
AFM-IR investigation of thin PECVD SiOx films on a polypropylene substrate in the surface-sensitive mode在表面敏感模式下对聚丙烯基板上PECVD SiOx薄膜的AFM-IR研究
OAAI
OAAI分享收藏Electric field dependence of the binding energy of shallow donors in GaAs-Ga1−xAlxAs quantum wells
PREAI
分享收藏
查看更多内容