arrow
返回

An Efficient Model-Compressed EEGNet Accelerator for Generalized Brain-Computer Interfaces With Near Sensor Intelligence

delete2022-12-01
delete2
PRE
AI
L
Lichen Feng
H
Hongwei Shan
Y
Yueqi Zhang
Z
Zhangming Zhu *
DOI:10.1109/TBCAS.2022.3215962delete
delete原文链接
delete原文求助
delete分享
delete收藏
摘要

摘要

En 中文
Brain-computer interfaces (BCIs) is promising in interacting with machines through electroencephalogram (EEG) signal. The compact end-to-end neural network model for generalized BCIs, EEGNet, has been implemented in hardware to get near sensor intelligence, but without enough efficiency. To utilize EEGNet in low-power wearable device for long-term use, this paper proposes an efficient EEGNet inference accelerator. Firstly, the EEGNet model is compressed by embedded channel selection, normalization merging, and product quantization. The customized accelerator based on the compressed model is then designed. The multilayer convolutions are achieved by reusing multiplying-accumulators and processing elements (PEs) to minimize area of logic circuits, and the weights and intermediate results are quantized to minimize memory sizes. The PEs are clock-gated to save power. Experimental results in FPGA on three datasets show the good generalizing ability of the proposed design across three BCI diagrams, which only consumes 3.31% area and 1.35% power compared to the one-to-one parallel design. The speedup factors of 1.4, 3.5, and 3.7 are achieved by embedded channel selection with negligible loss of accuracy (-0.80%). The presented accelerator is also synthesized in 65 nm CMOS low power (LP) process and consumes 0.23M gates, 24.4 ms/inference, 0.267 mJ/inference, which is 87.22% more efficient than the implementation of EEGNet in a RISC-V MCU realized in 40 nm CMOS LP process in terms of area, and 20.77% more efficient in terms of energy efficiency on BCIC-IV-2a dataset.
Keyword:
Electroencephalography
Field programmable gate arrays
Brain modeling
Delays
Task analysis
Frequency modulation
Electrodes
Accelerator
brain-computer interfaces
channel selection
near sensor intelligence
product quantization

期刊

IEEE Transactions on Circuits and Systems I-Regular Papers 封面图
IEEE Transactions on Circuits and Systems I-Regular Papers
IF:
5.2
论文数:
9.7K
被引数:
2.2W

机构

X
Xidian University
学者数:
2.4W
论文数: 1.9W
被引数: 9.7K
引用论文

引用论文

err
IF0
err
err0
PREAI
err
err分享
err收藏
The effect of socioeconomic factors on crime rates in Romania: a macro-level analysis
err2017-04-07
err0
errOAAI
errOana-Ramona Lobonţ; Ana-Cristina Nicolescu; Nicoleta-Claudia Moldovan; Ayhan Kuloğlu
err分享
err收藏
An Effective Hybrid Model for EEG-Based Drowsiness Detection一种有效的基于EEG的睡意检测混合模型
err2019-09-01
err81
PREAI
errBudak, Umit; Bajaj, Varun; Akbulut, Yaman; Atilla, Orhan; Sengur, Abdulkadir
err分享
err收藏
Development of a Low-Cost FPGA-Based SSVEP BCI Multimedia Control System
err2010-04-01
err73
PREAI
errShyu, Kuo-Kai; Lee, Po-Lei; Lee, Ming-Huan; Lin, Ming-Hong; Lai, Ren-Jie; Chiu, Yun-Jen
err分享
err收藏
Citrate-capped iron oxide nanoparticles: ultrasound-assisted synthesis, structure and thermal properties
err2019-01-30
err0
PREAI
errMariane Brandão da Silva Assis; Izabella Helena Soares Rezende Werneck; Gabriela Nestal de Moraes; Felipe Silva Semaan; Robson Pacheco Pereira
err分享
err收藏
err分享
err收藏
MEG and EEG data analysis with MNE-Python使用mne-python进行MEG和EEG数据分析
err2013-01-01
err2.0K
errOAAI
errGramfort, Alexandre; Luessi, Martin; Larson, Eric; Engemann, Denis A.; Strohmeier, Daniel; Brodbeck, Christian; Goj, Roman; Jas, Mainak; Brooks, Teon; Parkkonen, Lauri; Haemaelaeinen, Matti
err分享
err收藏
学者 查看更多内容