返回
An efficient task mapping algorithm with power-aware optimization for network on chip
DOI:10.1016/j.sysarc.2016.04.006.png)
摘要
En 中文
More and more cores are integrated onto a single chip to improve the performance and reduce the power consumption of CPU without the increased frequency. The cores are connected by lines and organized as a network, which is called network on chip (NOC) as the promising paradigm of the processor design. However, it is still a challenge to enhance performance with lower power consumption. The core issue is how to map the tasks to the different cores to take full advantages of the on-chip network. In this paper, we proposed a novel mapping algorithm with power-aware optimization for NOC. The traffic of the tasks will be analyzed. The tasks of the same application with high communication with the others will be mapped to the on-chip network as neighborhoods. And then the tasks of different applications are mapped to the cores step by step. The mapping of the tasks and the cores is computed at run-time dynamically and implement online. The experimental results showed that this proposed algorithm can reduce the power consumption in communication and the performance enhanced. (C) 2016 Elsevier B.V. All rights reserved.
Keyword:
Power consumption
Mapping algorithm
Communication
Network on chip
AI总结
对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
4.1
论文数:
3.0K
被引数:
4.2K
机构
引用论文
NoC synthesis flow for customized domain specific multiprocessor systems-on-chip面向定制化领域的多处理器片上系统的NoC综合流程
A Computerized Radioactive Material Inventory System Using a Commercially Available Database Program
Right atrial function in pediatric heart transplant patients by echocardiographic strain measurements通过超声应变测量评估儿科心脏移植患者的右心房功能

