返回
An Energy-Quality Scalable STDP Based Sparse Coding Processor With On-Chip Learning Capability
DOI:10.1109/TBCAS.2019.2963676.png)
摘要
En 中文
Two main bottlenecks encountered when implementing energy-efficient spike-timing-dependent plasticity (STDP) based sparse coding, are the complex computation of winner-take-all (WTA) operation and repetitive neuronal operations in the time domain processing. In this article, we present an energy-efficient STDP based sparse coding processor. The low-cost hardware is based on the algorithmic reduction techniques as following: First, the complex WTA operation is simplified based on the prediction of spike emitting neurons. Sparsity based approximation in spatial and temporal domain are also efficiently exploited to remove the redundant neurons with negligible algorithmic accuracy loss. We designed and implemented the hardware of the STDP based sparse coding using 65nm CMOS process. By exploiting input sparsity, the proposed SNN architecture can dynamically trade off algorithmic quality for computation energy (up to 74%) for Natural image (maximum 0.01 RMSE increment) and MNIST (no accuracy loss) applications. In the inference mode of operations, the SNN hardware achieves the throughput of 374 Mpixels/s and 840.2 GSOP/s with the energy-efficiency of 781.52 pJ/pixel and 0.35 pJ/SOP.
Keyword:
Neuromorphic system
on-chip learning
sparse coding
spiking neural network
spike timing dependent plasticity (STDP)
AI总结
对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
5.2
论文数:
9.8K
被引数:
2.2W
机构
引用论文
Networks of spiking neurons: The third generation of neural network models尖峰神经元网络: 第三代神经网络模型
NEURAL NETWORKS
IF6.3
Regional colon transit in patients with dys-synergic defaecation or slow transit in patients with constipation
Gut
IF0
Energy efficient parallel neuromorphic architectures with approximate arithmetic on FPGAFPGA上具有近似算法的节能并行神经形态架构
NEUROCOMPUTING
IF6.5

