.png){kind=icon}
返回
An evolvable hardware method based on elite Partheno-Genetic Algorithm
.png){kind=icon}
PRE
AI
DOI：10.1016/j.asoc.2021.107904.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
Aiming at the shortcomings of traditional genetic algorithm (GA) in the overall evolution of hardware, such as slow speed and small scale, a method of evolvable hardware (EHW) based on elite Partheno-Genetic Algorithm (PGA) is proposed. To improve the evolution efficiency of EHW, the number of chromosomes is reduced, the length of the chromosome is increased, the elite node chain is reserved, and the connection relationship of non-elite nodes is adjusted. The experimental results show that: compared with the existing literature, the evolution speed is increased 144 times on average, the overall scale of evolution is increased 74.7 times, and the evolution efficiency is significantly improved. (C) 2021 Elsevier B.V. All rights reserved.
Keyword:
Elite Partheno-Genetic Algorithm
Evolvable hardware
Elite node chain
Variable length coding
Overall evolution
期刊
IF:
6.6
论文数:
1.4W
被引数:
4.8W
机构
引用论文
分享收藏Epilepsy in NF1: Epidemiologic, Genetic, and Clinical Features. A Monocentric Retrospective Study in a Cohort of 784 Patients.png)
Cancers
OAAI
CancersIF0
OAAI分享收藏
Evolutionary Fault Tolerance Method Based on Virtual Reconfigurable Circuit With Neural Network Architecture基于神经网络结构的虚拟可重构电路的进化容错方法
PREAI
分享收藏
查看更多内容