返回
An in-Array Build-In Self-Test Scheme for Embedded SRAM Array
DOI:10.1109/TCSII.2024.3375637.png)
摘要
En 中文
An in-array Build-In Self-Test (BIST) scheme is proposed for the embedded SRAM array. The linear feedback shift register (LFSR) is used to implement the pattern generator, and the single/multiple-input signature register (SISR/MISR) is used to implement the response compactor. The proposed BIST scheme only consumes half the number of transistors and area compared with the conventional LFSR/MISR BIST, and it is testable. The conventional BIST circuit outside the SRAM array is unnecessary if the proposed BIST scheme is applied. The proposed BIST scheme is able to implement various March sequences to test the other part of the memory array.
Keyword:
Built-in self-test
Generators
SRAM cells
Logic gates
Transistors
Discharges (electric)
Voltage
SRAM test
LFSR
SISR/MISR
in-array build-in-self-test
in-memory computing
期刊
I
IF:
4.9
论文数:
8.8K
被引数:
2.5W
机构
引用论文
X-SRAM: Enabling In-Memory Boolean Computations in CMOS Static Random Access MemoriesX-sram: 在CMOS静态随机存取存储器中启用内存中的布尔计算
Novel access to epilupeol through chemoselective hydrogenation of lupenone using platinum-based organotin catalysts通过铂基有机锡催化剂对卢佩酮进行化学选择性加氢,从而获得新型的表卢佩醇。
Influence of sand rice (Agriophyllum squarrosum) flour substitution on the physicochemical properties, bioactive activities, and in vitro digestibility of wheat bread沙米(Agriophyllum squarrosum)面粉替代对小麦面包的理化性质、生物活性及体外消化性的影响

