arrow
返回

An in-Array Build-In Self-Test Scheme for Embedded SRAM Array

delete2024-08-01
delete0
PRE
AI
F
Feng Wei
崔小乐 封面图
崔小乐 (Xiaole Cui) *
S
Sunrui Zhang
DOI:10.1109/TCSII.2024.3375637delete
delete原文链接
delete原文求助
delete分享
delete收藏
摘要

摘要

En 中文
An in-array Build-In Self-Test (BIST) scheme is proposed for the embedded SRAM array. The linear feedback shift register (LFSR) is used to implement the pattern generator, and the single/multiple-input signature register (SISR/MISR) is used to implement the response compactor. The proposed BIST scheme only consumes half the number of transistors and area compared with the conventional LFSR/MISR BIST, and it is testable. The conventional BIST circuit outside the SRAM array is unnecessary if the proposed BIST scheme is applied. The proposed BIST scheme is able to implement various March sequences to test the other part of the memory array.
Keyword:
Built-in self-test
Generators
SRAM cells
Logic gates
Transistors
Discharges (electric)
Voltage
SRAM test
LFSR
SISR/MISR
in-array build-in-self-test
in-memory computing

期刊

I
IEEE Transactions on Circuits and Systems and Express Briefs
IF:
4.9
论文数:
8.8K
被引数:
2.5W

机构

P
peking university
学者数:
11.9W
论文数: 8.7W
被引数: 146
引用论文

引用论文

err分享
err收藏
err分享
err收藏
Polarization of Superfluid Turbulence
err2002-12-16
err0
errOAAI
errCarlo F. Barenghi; Sarah Hulton; David C. Samuels
err分享
err收藏
Multiple-step annealing for 50% enhanced p-conductivity of GaN
err2001-09-01
err0
PREAI
errH.Y.A. Chung; A. Pelzmann; M. Drechsler; M Scherer; V. Schwegler; M. Seyboth; C. Kirchner; M. Kamp
err分享
err收藏
学者 查看更多内容