arrow
返回

An operating system accelerator

delete1998-06-01
delete1
PRE
AI
J
Jovan Djordjević
M
Milo Tomašević
M
M. Bojović
P
Potic, V
S
Siniša Randjić
DOI:10.1016/S1383-7621(97)00043-Xdelete
delete原文链接
delete原文求助
delete分享
delete收藏
摘要

摘要

En 中文
A RISC-style hardware accelerator for operating systems (OS), named the mechanism of multiprocessing (MMP) processor, is presented. The MMP processor implements the set of MMP primitives of the MMP mechanism with which the ES operating was enhanced. The architecture and organisation of this processor were devised to facilitate fast execution of the MMP primitives. The architecture adopted ensures the efficient mapping of typical operations and data structures used in the MMP primitives. The hardware resources were selected and interconnected in such a way that, with pipelined control, the organisation envisaged can support their fast execution. The prototype of the MMP processor was developed and put into operation with the extensive usage of the interactive development and testing (INDAT) system, a specially designed tool for the development and testing of the MMP processor.
Keyword:
hardware accelerators
RISC processors
operating systems
development tools
AI总结

AI总结

对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。

期刊

Journal of Systems Architecture 封面图
Journal of Systems Architecture
IF:
4.1
论文数:
3.0K
被引数:
4.2K

机构

暂无机构信息
引用论文

引用论文

暂无论文信息