.png){kind=icon}
返回
An ultra-low-power programmable analog bionic ear processor
.png){kind=icon}
PRE
AI
DOI：10.1109/TBME.2005.844043.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
We report a programmable analog bionic ear (cochlear implant) processor in a 1.5-mu m BiCMOS technology with a power consumption of 211 mu W and 77-dB dynamic range of operation. The 9.58 mm x 9.23 mm processor chip runs on a 2.8 V supply and has a power consumption that is lower than state-of-the-art analog-to-digital (A/D)-then-DSP designs by a factor of 25. It is suitable for use in fully implanted cochlearimplant systems of the future which require decades of operation on a 100-mAh rechargeable battery with a finite number of charge-discharge cycles. It may also be used as an ultra-low-power spectrum-analysis front end in portable speech-recognition systems. The power consumption of the processor includes the 100 mu W power consumption of a JFET-buffered electret microphone and an associated on-chip microphone front end. An automatic gain control circuit compresses the 77-dB input dynamic range into a narrower internal dynamic range (IDR) of 57 dB at which each of the 16 spectral channels of the processor operate. The output bits of the processor are scanned and reported off chip in a format suitable for continuous-interleaved-sampling stimulation of electrodes. Power-supply-immune biasing circuits ensure robust operation of the processor in the high-RF-noise environment typical of cochlear implant systems.
Keyword:
bionic ear
cochlear implant
hearing aids
low power
spectrum analysis
speech recognition
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
I
IF:
4.5
论文数:
540
被引数:
2.8W
机构
暂无机构信息
引用论文
.png){kind=icon}
Cross‐Reactivity in HIV‐infected Patients Switched from Trimethoprim‐Sulfamethoxazole to Dapsone
PREAI
分享收藏
分享收藏Externally linear, time-invariant systems and their application to companding signal processors
PREAI
分享收藏分享收藏
查看更多内容