返回
Application-Specific Processor for Piecewise Linear Functions Computation
DOI:10.1109/TCSI.2010.2091196.png)
摘要
En 中文
This paper presents an application specific processor architecture for the calculation of simplicial piecewise linear functions of up to six dimensions with 24-bit wide input words. The architecture, in particular registers and bus connections, is specifically designed for the task of simplicial piecewise linear computation. The parameters of the function are stored in an external 16 MB RAM memory. A proof-of-concept integrated circuit (that achieved first silicon success) was fabricated through MOSIS in a 4 mm x 4 mm 0.5 mu m standard CMOS process using an automated design flow based on Synopsys and Cadence tools and the OSU standard cell library.
Keyword:
Application specific
function evaluation
microprocessor architecture
piecewise linear
VLSI
AI总结
对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
5.2
论文数:
9.8K
被引数:
2.2W

