返回
Array Organization and Data Management Exploration in Racetrack Memory
DOI:10.1109/TC.2014.2360545.png)
摘要
En 中文
As the descendant of spin-transfer random access memory (STT-RAM), racetrack memory technology saves data in magnetic domains along nanoscopic wires. Such a unique structure can achieve unprecedentedly high storage density meanwhile inheriting the promising features of STT-RAM, such as fast access speed, non-volatility, zero standby power, hardness to soft errors, and compatibility with CMOS technology. Moreover, the recent success in planar racetrack nanowire promised its fabrication feasibility and continuous scalability. In this paper, we investigate the design and optimization of racetrack memory as last-level cache by embracing design considerations across multiple abstraction layers, including the cell design, the array structure, the architecture organization, and the data management. The cross-layer optimization makes racetrack memory based last-level cache achieve 6.4 x reduction in area, 25 percent enhancement in system performance, and 62 percent saving in energy consumption, compared to STT-RAM cache design. Its benefit over SRAM technology is even more significant.
Keyword:
Racetrack memory
MRAM
spintronic technology
magnetic domain wall
domain wall motion
last level cache
array organization
memory hierarchy
AI总结
对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
3.8
论文数:
5.4K
被引数:
9.8K
机构
引用论文
Reinforcement Learning-Based Energy Management Control Strategy of Hybrid Electric Vehicles基于强化学习的混合动力汽车能量管理控制策略
Genome integrity of myeloproliferative neoplasms in chronic phase and during disease progression
Blood
IF0
Discrete Domain Wall Positioning Due to Pinning in Current Driven Motion along Nanowires由于沿纳米线的电流驱动运动中的钉扎而导致的离散畴壁定位
NANO LETTERS
IF9.1
Observation of the intrinsic pinning of a magnetic domain wall in a ferromagnetic nanowire
NATURE MATERIALS
IF38.5

