返回
Asynchronous DSP for low-power energy-efficient embedded systems
DOI:10.1016/j.micpro.2011.02.001.png)
摘要
En 中文
This paper presents the design of an asynchronous DSP that is code compatible with the Motorola DSP56000, with the objective of low power and high energy efficiency to extend the lifespan of the batteries in embedded systems embodying the DSP. It features a unified and low-overhead pipeline flush design, a common-case oriented and efficient single-instruction repeating design, and retimed and single-cycle address generation. The asynchronous DSP is implemented using 130 nm CMOS process and is completely standard-cell based. Pre-layout simulation results demonstrate an equivalent speed of 61.5 MIPS and energy dissipation of 54.5 mu W/MIPS @ 1.2 V running a Radix 2 FFT benchmark program, and a 30.0% energy reduction compared to the clock-gated synchronous counterpart. (C) 2011 Elsevier B.V. All rights reserved.
Keyword:
Digital signal processor
Asynchronous-logic
Low power
AI总结
对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
M
IF:
2.6
论文数:
104
被引数:
3.2K
机构
引用论文
A randomized phase 3 study on the effect of thalidomide combined with adriamycin, dexamethasone, and high-dose melphalan, followed by thalidomide maintenance in patients with multiple myeloma
Blood
IF0
没有更多内容

