.png){kind=icon}
返回
Block-LDPC: A practical LDPC coding system design approach
.png){kind=icon}
PRE
AI
DOI：10.1109/TCSI.2005.844113.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
This paper presents a joint low-density parity-check (LDPC) code-encoder-decoder design approach, called Block-LDPC, for practical LDPC coding system implementations. The key idea is to construct LDPC codes subject to certain hardware-oriented constraints that ensure the effective encoder and decoder hardware implementations. We develop a set of hardware-oriented constraints, subject to which a semi-random approach is used to construct Block-LDPC codes with good error-correcting performance. Correspondingly, we develop an efficient encoding strategy and a pipelined partially parallel Block-LDPC encoder architecture, and a partially parallel Block-LDPC decoder architecture. We present the estimation of Block-LDPC coding system implementation key metrics including the throughput and hardware complexity for both encoder and decoder. The good error-correcting performance of Block-LDPC codes has been demonstrated through computer simulations. With the effective encoder/decoder design and good error-correcting performance, Block-LDPC provides a promising vehicle for real-life LDPC coding system implementations.
Keyword:
decoder
encoder
low-density parity check (LDPC)
very large-scale integration (VLSI) architecture
期刊
IF:
5.2
论文数:
9.7K
被引数:
2.2W
机构
暂无机构信息
引用论文
Selective elimination of long INterspersed element-1 expressing tumour cells by targeted expression of the HSV-TK suicide gene.png)
Oncotarget
OAAI
OncotargetIF0
OAAI分享收藏
查看更多内容