.png){kind=icon}
返回
Branch target buffer design for embedded processors
.png){kind=icon}
PRE
AI
DOI：10.1016/j.micpro.2010.04.005.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
The demand for embedded application processors that support multi-tasking operating system and can execute complex applications bring them closer to general purpose processors. These strong processors have a limited power source because they are usually found in portable devices such as smartphones and other PDAs, and are powered by batteries. The Branch Target Buffer (BTB), which is commonly used in general purpose processors, is becoming prevalent in high-end embedded processors in order to support long pipelines and mitigate high miss penalties. However, the BTB is a major power consumer because it is a large SRAM structure that is accessed almost every cycle. We propose two BTB designs that fit the tight power budgets of embedded processors. In the first design, the power consumption of a single BTB access is reduced by reading only the lower part of the predicted target address bits. This design has power savings of up to 25% dynamic power. with effectively no performance degradation. In the second design, we avoid redundant BTB accesses to the same set by using a small buffer that holds the most recently accessed set. This design results in 75% dynamic power savings at the cost of up to 0.64% system slowdown in a 2-way BTB, and 80% dynamic power savings at the cost of up to 0.58% system slowdown in a 4-way BTB. (C) 2010 Elsevier B.V. All rights reserved.
Keyword:
Embedded processors
Branch address prediction
Branch target buffer
Power consumption
Portable devices
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
M
IF:
2.6
论文数:
103
被引数:
3.2K
机构
引用论文
.png){kind=icon}
分享收藏Retiming the failing heart: principles and current clinical status of cardiac resynchronization
PREAI
分享收藏分享收藏
分享收藏分享收藏
查看更多内容