.png){kind=icon}
返回
Cache coherence in intelligent memory system
.png){kind=icon}
PRE
AI
DOI：10.1109/TC.2003.1214343.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
The Active Pages model of intelligent memory can speed up data-intensive applications by up to two to three orders of magnitude over conventional systems. A fundamental problem with intelligent memory, however, arises when data cached by the processor is modified by tic in the merry. The Active Page model inherently limits sharing, keeping coherence tractable, but exacerbates saturation problems. we first present a hybrid snoopy/directory protocol for use in Active Pages. Limited sharing allows for a tow-latency, tow-bandwidth hybrid protocol. A transparent remapping mechanism is added for efficient caching. On smaller data sizes, explicit flushing and hardware coherence exhibit similar performance, but hardware coherence is easier to program and uses less bandwidth. Finally, we examine SMP multiprocessor systems to mitigate saturation effects. As the number of threads increases, the bandwidth needs increase, making hardware coherence even more attractive.
Keyword:
intelligent memory
merged DRAM logic
cache coherence
期刊
IF:
3.8
论文数:
5.4K
被引数:
9.8K
机构
暂无机构信息
引用论文
.png){kind=icon}
没有更多内容
没有更多内容