.png){kind=icon}
返回
Cache-coherent distributed shared memory: Perspectives on its development and future challenges
.png){kind=icon}
OA
AI
DOI：10.1109/5.747863.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
Distributed shared memory is an architectural approach that allows multiprocessors to support a single shared address space that is implemented with physically distributed memories. Hardware-supported distributed shared memory is becoming the dominant approach for building multiprocessors with moderate to large numbers of processors. Cache coherence allows such architectures to use caching to take advantage of locality in applications without changing the programmer's model of memory. We review the key developments that led to the creation of cache-coherent distributed shared memory and describe the Stanford DASH multiprocessor, the first working implementation of hardware-supported scalable cache coherence. We then provide a perspective on such architectures and discuss important remaining technical challenges.
Keyword:
cache coherence
directory-based cache coherence
distributed shared memory
multiprocessor architecture
scalable multiprocessors
期刊
IF:
25.9
论文数:
9.9K
被引数:
4.5W
机构
暂无机构信息
引用论文
Phase transition at 320 K in a new layered organic metal conductor (BEDT-TTF)4CoBr4(C6H4Cl2).png)
CrystEngComm
CrystEngCommIF0
PREAI
分享收藏α‐Amino‐Oximes Based on Optically Pure Limonene: A New Ligands Family for Ruthenium‐Catalyzed Asymmetric Transfer HydrogenationChirality
ChiralityIF0
PREAI
分享收藏分享收藏
查看更多内容