返回
CHiP: A Configurable Hybrid Parallel Covering Array Constructor
DOI:10.1109/TSE.2018.2837759.png)
摘要
En 中文
We present a configurable, hybrid, and parallel covering array constructor, called CHiP. CHiP is parallel in that it utilizes vast amount of parallelism provided by graphics processing units (GPUs). CHiP is hybrid in that it bundles the bests of two construction approaches for computing covering arrays; a metaheuristic search-based approach for efficiently covering a large portion of the required combinations and a constraint satisfaction-based approach for effectively covering the remaining hard-to-cover-by-chance combinations. CHiP is configurable in that a trade-off between covering array sizes and construction times can be made. We have conducted a series of experiments, in which we compared the efficiency and effectiveness of CHiP to those of a number of existing constructors by using both full factorial designs and well-known benchmarks. In these experiments, we report new upper bounds on covering array sizes, demonstrating the effectiveness of CHiP, and the first results for a higher coverage strength, demonstrating the scalability of CHiP.
Keyword:
Simulated annealing
Graphics processing units
Parallel processing
Benchmark testing
Upper bound
Scalability
Covering arrays
parallel computing
graphics processing units
CUDA
metaheuristic search
constraint satisfaction problem
AI总结
对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
5.6
论文数:
2.8K
被引数:
1.1W
机构
引用论文
Genetic variation in vulnerability to the behavioral effects of neonatal hippocampal damage in rats.
Prioritized interaction testing for pair-wise coverage with seeding and constraints具有播种和约束的成对覆盖的优先交互测试
Nonconscious attention bias to threat is correlated with anterior cingulate cortex gray matter volume: A voxel-based morphometry result and replication
NeuroImage
IF0

