返回
CMOS UWB Multiplier
DOI:10.1109/TCSII.2011.2161175.png)
摘要
En 中文
A fully differential analog multiplier for wideband operations is presented. The circuit consists of a p-MOSFET common-gate differential pair input stage for wideband impedance matching, a p-MOSFET Gilbert quad as a multiplier stage, and active loads. The circuit has been designed and fabricated in 90-nm CMOS. The test-chip area is 560 x 700 mu m(2). The overall power consumption is 3.7 mW from a 1.2-V power supply. In the case of input monocycle pulses with duration time of 700 ps, the measurements show an input-output energy ratio equal to 2, a conversion gain of 12.7 dB at intermediate frequencies in the range of 0.001-10 MHz for input tones in the range of 2-4 GHz, a noise figure of 14.4 dB (minimum) and compression points of -3.5 and -2 dBm for the two inputs. The performance of the proposed multiplier favorably compares with the state of the art.
Keyword:
CMOS
multiplier
radar
radio-frequency (RF) integrated circuit
ultrawideband (UWB)
AI总结
对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
I
IF:
4.9
论文数:
8.8K
被引数:
2.5W
机构
引用论文
Status and Trend of Regal Fritillary (Speyeria idalia) (Lepidoptera: Nymphalidae) in the 4th of July Butterfly Count Program in 1977–2014
Scientifica
IF0
A 52-mW 3.1-10.6-GHz Fully Integrated Correlator for IR-UWB Transceivers in 0.18 μm CMOS用于0.18 μ mcmos ir-uwb收发器的52 mW 3.1-10.6 GHz全集成相关器

