返回
Coding for Write Latency Reduction in a Multi-Level Cell (MLC) Phase Change Memory (PCM)
DOI:10.1109/TC.2018.2868928.png)
摘要
En 中文
This paper presents a new write latency reduction scheme for a Phase Change Memory (PCM) made of Multi-Level Cells (MLCs). This scheme improves over an existing scheme found in the technical literature and known as CABS. The proposed scheme is based on the utilization of a new coding arrangement for the selection of candidate codewords. The code relies on the two-step feature found in the write operation of a MLC PCM and avoids the symbol that incurs in the largest latency at a higher rate than CABS. A detailed simulation based evaluation and comparison are also pursued; the proposed scheme accomplishes improvements in write latency (for parallel writing) as well as coding rate (16/17 for the proposed scheme versus 16/18 for CABS for 16 symbols or 32-bit word). As the proposed scheme utilizes novel selection criteria for the candidates, the design of the required circuitry (encoder and decoder) has also been changed with respect to CABS; in terms of hardware, the areas of the encoder and decoder for the proposed scheme are reduced by 73 and 56 percent respectively compared with CABS.
Keyword:
Phase change memory (PCM)
multi-level cell (MLC)
write time reduction
AI总结
对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
3.8
论文数:
5.4K
被引数:
9.8K
机构
引用论文
Redox-Based Resistive Switching Memories - Nanoionic Mechanisms, Prospects, and Challenges基于氧化还原的电阻开关存储器-纳米离子机制,前景和挑战
ADVANCED MATERIALS
IF26.8
WOM-Code Solutions for Low Latency and High Endurance in Phase Change Memory相变存储器中低延迟和高耐久性的WOM代码解决方案

