arrow
返回

Combining trace sampling with single pass methods for efficient cache simulation

delete1998-06-01
delete35
PRE
AI
T
Thomas M. Conte *
M
M.A. Hirsch
H
Hwu, WMW
DOI:10.1109/12.689650delete
delete原文链接
delete原文求助
delete分享
delete收藏
摘要

摘要

En 中文
The design of the memory hierarchy is crucial to the performance of high performance computer systems. The incorporation of multiple levels of caches into the memory hierarchy is known to increase the performance of high end machines, but the development of architectural prototypes of various memory hierarchy designs is costly and time consuming. In this paper, we will describe a single pass method used in combination with trace sampling techniques to produce a fast and accurate approach for simulating multiple sizes of caches simultaneously.
Keyword:
performance analysis
sampling techniques
single pass algorithms
stacking algorithms
trace-driven simulation

期刊

IEEE Transactions on Computers 封面图
IEEE Transactions on Computers
IF:
3.8
论文数:
5.3K
被引数:
9.8K

机构

暂无机构信息
引用论文

引用论文

First Capture of Antiprotons in a Penning Trap: A Kiloelectronvolt Source
err1986-11-17
err0
errOAAI
errG. Gabrielse; X. Fei; K. Helmerson; S. L. Rolston; R. Tjoelker; T. A. Trainor; H. Kalinowsky; J. Haas; W. Kells
err分享
err收藏
err分享
err收藏
err分享
err收藏
Ground based identification of dispersionless electron injections
err2007-02-01
err0
PREAI
errE. Spanswick; E. Donovan; R. Friedel; A. Korth
err分享
err收藏
没有更多内容