.png){kind=icon}
返回
Compressing Cache State for Postsilicon Processor Debug
.png){kind=icon}
PRE
AI
DOI：10.1109/TC.2010.123.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
During postsilicon processor debugging, we need to frequently capture and dump out the internal state of the processor. Since internal state constitutes all memory elements, the bulk of which is composed of cache, the problem is essentially that of transferring cache contents off-chip, to a logic analyser. In order to reduce the transfer time and save expensive logic analyser memory, we propose to compress the cache contents on their way out. We present a hardware compression engine for cache data using a Cache-Aware Compression strategy that exploits knowledge of the cache fields and their behavior to achieve an effective compression. Experimental results indicate that the technique results in 7-31 percent better compression than one that treats the data as just one long bit stream. We also describe and evaluate a parallel compression architecture that uses multiple compression engines, resulting in a 54 percent reduction in transfer time.
Keyword:
Postsilicon validation
processor debug
cache compression
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
3.8
论文数:
5.3K
被引数:
9.8K
机构
引用论文
.png){kind=icon}
PRELIMINARY FINDINGS OF UTILIZING APTT ASSAY AS A SCREENING TOOL FOR LUPUS ANTICOAGULANT利用APTT检测试剂作为狼疮抗凝物筛查工具的初步发现
PREAI
分享收藏Global mercury cycle during the end-Permian mass extinction and subsequent Early Triassic recovery
PREAI
分享收藏
查看更多内容