.png){kind=icon}
返回
Configurable Hardware Acceleration for Hyperdimensional Computing Extension on RISC-V
.png){kind=icon}
PRE
AI
DOI：10.1109/TC.2025.3642250.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
Hyperdimensional Computing (HDC) is a neuro-inspired computational model that represents and manipulates information using high-dimensional distributed representations that are combined and compared using simple and highly parallel vector operations. In this work, we present a highly flexible hardware acceleration unit for HDC learning tasks based on the binary spatter-code model. Integrated into the execution stage of the Klessydra-T03 RISC-V core, the unit accelerates the core arithmetic operations of HDC and can be configured at synthesis time in terms of hardware parallelism, supported operations, and size of the local memories, trading off execution time with hardware resources to match application needs. A custom RISC-V Instruction Set Extension efficiently controls the accelerator, with instructions fully integrated into the GNU Compiler Collection toolchain and exposed to the programmer as intrinsics. Dedicated Control and Status Registers allow specifying the characteristics of the high-dimensional space and the target learning tasks at runtime, controlling the hardware loops of the accelerator and enabling the same hardware architecture to be used for various tasks. The dual flexibility coming from hardware configuration and software programmability sets this work apart from application-specific solutions in the literature, offering a unique, versatile accelerator adaptable to a wide range of applications and learning tasks.
Keyword:
Encoding
Parallel processing
Hardware acceleration
Field programmable gate arrays
Computer architecture
Instruction sets
Computational modeling
Arithmetic
Runtime
Pipelines
Hyperdimensional computing
hardware acceleration
RISC-V
embedded AI
FPGA
期刊
IF:
3.8
论文数:
5.4K
被引数:
9.8K
机构
引用论文
Hyperdimensional Computing: An Introduction to Computing in Distributed Representation with High-Dimensional Random Vectors超维计算: 高维随机向量分布式表示计算简介
PREAI
分享收藏HD2FPGA: Automated Framework for Accelerating Hyperdimensional Computing on FPGAsHD2FPGA：一种在FPGA上加速高维计算的自动化框架
PREAI
分享收藏Vector Symbolic Architectures as a Computing Framework for Emerging Hardware.png)
PROCEEDINGS OF THE IEEE
OAAI
PROCEEDINGS OF THE IEEEIF25.9
OAAI分享收藏
查看更多内容