.png){kind=icon}
返回
Cost-Effective Reliable MLC PCM Architecture Using Virtual Data Based Error Correction
.png){kind=icon}
OA
AI
DOI：10.1109/ACCESS.2020.2974013.png)
.png){kind=icon}
.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
The existing charge-based memories like DRAM and flash are reaching their scaling limits. Phase change memory (PCM) is one of the most promising emerging memory technologies due to its good scalability and low leakage power. Multi-level cell (MLC) operation in PCM, which stores two or more bits in a single cell, is necessary to achieve a high storage density. However, a reduced resistance range in multiple storage levels of MLC PCM, introduces a lot of soft errors because of the resistance drift phenomenon. The poor reliability of MLC PCM requires strong error correction codes (ECC) which could severely degrade the storage density and performance. In this paper, we propose a cost-effective reliable MLC PCM architecture for improving MLC PCM reliability, storage density and performance. The proposed architecture exploits the data-dependent nature of resistance drift problem to reduce the ECC overhead. A simple state mapping is used to generate virtual data, which is half of the actual data size. ECC parity bits are generated based on virtual data bits instead of actual message bits, thus resulting in a reduced number of cells for parity bits. This improves the reliability and storage density of MLC PCM. The performance is also improved by minimizing the ECC overhead. Simulation results show an improvement of about 10(4) times in reliability and 10.9 & x0025; in storage density compared to a conventional MLC PCM which uses a typical error correction scheme. Performance and energy efficiency are also improved up to 13.7 & x0025; and 10 & x0025;, respectively, by the proposed architecture.
Keyword:
Phase change materials
Resistance
Computer architecture
Reliability
Error correction codes
Microprocessors
Programming
Emerging memories
phase change memory (PCM)
MLC PCM
resistance drift
error correction code (ECC)
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
3.6
论文数:
9.8W
被引数:
29.4W
机构
引用论文
Optoelectronic mixing on CVD graphene up to 30 Gigahertz: analysis at high electrostatic doping
.png){kind=icon}
PREAI
分享收藏AWARE: Adaptive Way Allocation for Reconfigurable ECCs to Protect Write Errors in STT-RAM Caches意识到: 可重新配置的ecc的自适应方式分配，以保护stt-ram缓存中的写入错误
PREAI
分享收藏
分享收藏Using Multilevel Phase Change Memory to Build Data Storage: A Time-Aware System Design Perspective使用多级相变存储器构建数据存储: 时间感知系统设计视角
PREAI
分享收藏
查看更多内容