返回
Cycle-Efficient LFSR Implementation on Word-Based Microarchitecture
DOI:10.1109/TC.2012.14.png)
摘要
En 中文
Cycle-efficient implementation of the linear feedback shift register (LFSR) algorithm on a word-based microarchitecture is investigated. This work examines an algorithm transformation method, called term-preserving look-ahead transformation (TePLAT), that transforms the bit-serial LFSR algorithm into a bit parallel format while maintaining the overhead of the original LFSR algorithm. Detailed implementation methodologies as well as extensive simulation results are presented. We apply TePLAT to 25 commonly used LFSRs and test the resulting parallel formulations on two popular word-based microprocessor development platforms: a Texas Instrument C6416 Code Composition Simulator and an ARM-9 Simulator. In all 25 cases, TePLAT transformed LFSR formulations consistently achieve much higher throughput than those of a naive implementation and a traditional look-ahead transformation-based implementation.
Keyword:
Linear feedback shift register
iteration bound
vector processing
look-ahead transformation
software defined radio
AI总结
对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
3.8
论文数:
5.3K
被引数:
9.8K
机构
引用论文
Elevated serum values of procollagen III peptide (PIIIP)in patients with ulcerative colitis who will develop pseudopolyps溃疡性结肠炎患者中,将来会发展为假息肉者的血清前胶原III肽(PIIIP)水平升高。
没有更多内容


