.png){kind=icon}
返回
.png){kind=icon}
.png){kind=icon}
.png){kind=icon}
.png){kind=icon}
.png){kind=icon}
摘要
En 中文
Microprocessors and FPGAs need to enable simpler and compact platforms via integration of self-contained test and training circuits, training of data interface buffers for process and temperature variation being a prime example. This paper studies package embedding of resistors for buffer tuning and presents a scheme to utilize a single resistor to train a large number of buffers without increase in latency. Using SNR analysis, transient noise simulations and the consequent filtering latencies it is shown that embedding the compensation resistor on the package reduces the calibration time by 5 mu s while also reducing the filter size by a factor of 10.
Keyword:
Battery life
Buffer Tuning
Calibration Noise
Compensation Resistors
Passive Embedding
Power States
期刊
机构
暂无机构信息
引用论文
暂无论文信息