.png){kind=icon}
返回
Dynamic binary translation and optimization
.png){kind=icon}
PRE
AI
DOI：10.1109/12.931892.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
We describe a VLIW architecture designed specifically as a target for dynamic compilation of an existing instruction set architecture. This design approach offers the simplicity and high performance of statically scheduled architectures, achieves compatibility with an established architecture, and makes use of dynamic adaptation. Thus, the original architecture is implemented using dynamic compilation, a process we refer to as DAISY (Dynamically Architected Instruction Set from Yorktown). The dynamic compiler exploits runtime profile information to optimize translations so as to extract instruction level parallelism. This work reports different design trade-offs in the DAISY system and their impact on final system performance. The results show high degrees of instruction parallelism with reasonable translation overhead and memory usage.
Keyword:
dynamic compilation
binary translation
dynamic optimization
just-in-time compilation
adaptive code generation
profile-directed feedback
instruction-level parallelism
very long instruction word architectures
virtual machines
instruction set architectures
instruction set layering
期刊
IF:
3.8
论文数:
5.4K
被引数:
9.8K
机构
暂无机构信息
引用论文
分享收藏Transmitral pressure-flow velocity relation. Importance of regional pressure gradients in the left ventricle during diastole..png)
Circulation
OAAI
CirculationIF0
OAAI分享收藏
查看更多内容